This is an old revision of the document!
Overview
Steps in building/exporting the output for Zynq Zedboard from Vivado 2018.3.
Directory setup
$ mkdir ~/xilinx/projects/vpjs/[zed_top/zedboard/]
Steps
Create new project
- Select Zedboard (create subdirectory)
- RTL project
- “Do not specify sources at this time”
- Select Zedboard part, Finish
End result:
.
├── vivado.jou
├── vivado.log
├── vivado_pid5494.str
└── zedboard
├── zedboard.cache
│ └── wt
│ └── project.wpc
├── zedboard.hw
│ └── zedboard.lpr
├── zedboard.ip_user_files
├── zedboard.sim
└── zedboard.xpr
Create block design
- Create Block Design (take all defaults)
- Empty design, “+”
- “ZYNQ7 Processing System”
- Validate, error with M_AXI_GP0_ACLK
- Double click on design block graphic:
- PS-PL Configuration
- AXI Non Secure Enablement
- GP Master AXI Interface
- M AXI GP0 Interface (uncheck)
- Validate again (should pass)
- BLOCK DESIGN
- Right click
- “Create HDL wrapper”
- Generate block design
- Run Synthesis
- Run implementation
- Generate bitstream
- Export hardware (include bitstream?)